Due to the unique properties of hysteresis and nonlinearity, the use of ferroelectric materials in memory devices is widely researched. This paper presents the currentvoltage (I-V) characteristics of a FeFET in the Static Random Access Memory (SRAM) cell. Empirical data will be analyzed using a variety of setup configurations using both MOSFETs as well as FeFETS. The drain current was measured with different gate and drain voltages while polarizing the ferroelectric material. Based on the empirical data, comparisons were made between the different MOSFET and FeFET configurations.
Introduction
A ferroelectric field-effect transistor has a ferroelectric layer located between the gate and the semiconductor and thus features different properties than that of a MOSFET. This paper presents the I-V characteristics of a static random access memory (SRAM) cell while incorporating ferroelectric transistors into the memory cell. Empirical data was taken while varying the setup configuration. Different setups included using both types of transistors as well as resistors. The I-V characteristics are presented along with the input and output characteristics. Comparisons are made between the traditional MOSFET and the FeFET for the empirical data.
Fefet Resistive Load Sram
The SRAM cell circuit is a standard for volatile data storage. When utilizing one or more ferroelectric transistors, the hysteresis characteristics that are common to FeFETs give unique properties to the SRAM cell [1] . The FeFET resistive load SRAM circuit was constructed as shown in Fig. 1 . The circuit is identical to the typical SRAM circuit except that the transistors T 1 and T 2 are n-channel FeFETs instead of traditional n-type MOSFETs.
Unlike the standard SRAM circuit, the access transistors were not used. Various resistance values were used as loads in the circuit. The FeFETs that were used in the circuit were supplied by Joe Evans of Radiant Technologies, Inc. Albuquerque, New Mexico. The input voltage was applied at Node 1 while the response was measured.
Empirical data was taken with MOSFETs for transistors T 1 and T 2 . Another key configuration is replacing the T 1 and T 2 MOSFETs at Nodes 1 and 2 with FeFETs. Resistors were used as loads in the SRAM circuit configuration. Key parameters that were varied in the circuit were the supply voltage (V DD ), input signal (V in ), and resistance.
Fefet Sram I-V Characteristics and Analysis
The unique properties associated with the ferroelectric transistor give the FeFET different I-V characteristics than that of the traditional MOSFET. A MOSFET is said to operate in one of three modes: triode, saturation, or cut-off. If the applied gate-source voltage (V GS ) is lower than the threshold voltage (V t ), the MOSFET is turned off and the drain current (I D ) is approximately zero [2] . The transistor is said to be in the triode region for V GS ≥ V t and V DS < (V GS -V t ). At this point, the transistor is turned on which allows current to flow between the drain and the source and is given by
where µ n is the carrier's effective mobility, c ox is the oxide capacitance per unit area, W is the transistor's gate width, and L is the transistor's gate length [3] . The drain current increases linearly with the applied V GS in the triode region but as V GS increases, the current reaches a maximum value. At this maximum current value, the MOSFET enters saturation for V GS ≥ V t and V DS > (V GS -V t ). In the saturation region, the drain current is independent
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of V DS and therefore depends only on the gate-to-source voltage as seen in the following current equation [4] . 2 (2) Figure 2 illustrates the I-V characteristics of the MOSFET as well as the modes of operation.
The FeFET, on the other hand, has I-V characteristics that feature a hysteresis trend. The transistor used for the I-V characterization is ND1 and contains a 100 nm Pt layer, 150 nm Pt bottom gate electrode, 350 nm PZT ferroelectric layer, and 20 nm In 2 O 3 film while the channel is 10 µm wide and 10 µm long [5] . A test circuit, shown in Fig. 3 , was constructed in order to measure the FeFET I-V characteristics. This circuit configuration was achieved and measurements were executed using a Precision Premier II tester, which was also developed by Radiant Technologies Inc. The active current was measured for the ND1 transistor. To begin with, the PZT material was polarized with either a positive or negative voltage. The positive polarization of the ferroelectric material results in a decrease in the channel conductivity while the negative polarization increases the channel conductivity [6] . After properly polarizing the PZT material, the active current was measured while the drain voltage was set to 4 V for a variety of gate voltages. For the ferroelectric transistor, the gate voltage was increased in 0.67 V increments starting at zero and incremented to +6 V. At this point, the voltage decreased with the same decrement reaching -6 V before returning back to 0 V. The active current for the ferroelectric transistor is illustrated in Fig. 4 for varying drain-to-source voltages. As seen from Figure 4 , the I-V characteristics feature a hysteresis effect as was expected due to the polarization effect of the ferroelectric material stated previously. Also, as seen from Fig. 4 , the values for I D show variation between the V DS values for the ferroelectric transistor implying that the active current is indeed dependent on V DS as expected. Note that the transistor current is dependent on the W/L ratio given in Equations 1 and 2. Therefore, utilizing different transistors with different channel width and length will give different results in the active current values.
The memory window shown in the hysteresis loops in Fig. 4 , found to be over 3 V in width, may be larger than the memory window seen in a typical MFIS-type FeFET. This is due to the construction of the particular FeFETs used in these experiments, which behave more like a JFET rather than an MFIS-type FeFET. The memory window in the Radiant FeFET can be as wide as the ferroelectric hysteresis loop saturation voltages because the semiconducting material is in direct contact with the ferroelectric material and acts as an electrode forcing the semiconductor to cancel whatever polarization the ferroelectric material generates [7, 8] .
Next, the SRAM I-V characteristics were measured for the circuit in Fig. 1 . In order to illustrate the I-V characteristics associated with the SRAM, the resistive-load SRAM cell was used. The input voltage was a 4 V pp square wave and the load resistance was 105 kΩ while V DD was at 4 V. The transistor was polarized with a voltage of 6 V. Figure 5 illustrates the drain current versus gate voltage at a load resistance of 105 kΩ. Resistance values of 51 kΩ and 275 kΩ were also used for load resistances and the I-V characteristics were illustrated in Fig. 6 and 7 .
In order to compare the difference in I-V characteristics related to resistance, all I-V plots are illustrated on the same plot shown in Fig. 8 .
As seen from Figure 8 , the overall shape of each I-V plot illustrates a hysteresis trend as was expected. Also, the drain current amplitudes are different for each resistance. As resistance increases, the drain current magnitude decreases. This is correct since current is inversely proportional to resistance as stated by Ohm's law. In order to compare the current-voltage characteristics to a MOSFET, empirical data was taken for a resistive load SRAM at 105 kΩ. No initial poling of the transistor is required since MOSFETs do not exhibit any type of polarization. Again, V in was a 4 V pp square wave while V DD was at 4 V. Fig. 9 illustrates the output waveform with MOSFETs in place of the FeFETs.
As expected, the MOSFET follows the same pattern for both increasing and decreasing gate-to-source voltages. This is uniquely different from that of the FeFET where the increasing and decreasing gate voltages give a hysteresis shape to the I-V plots.
Conclusion
The ferroelectric SRAM has several desirable characteristics over the standard SRAM [7] . The I-V characteristics were measured and found to be very different compared to a MOSFET SRAM circuit. The ferroelectric material features a hysteresis trend in the I-V plot. A MOSFET, on the other hand, behaves the same with both increasing and decreasing gate-to-source voltages. This is due to the fact that ferroelectrics exhibit polarization unlike MOSFETs. Using a FeFET with different channel width and length could give somewhat different I-V characteristics since current is related to the width-to-length ratio. Also, the effect of varying resistance, and input voltage, give different result in I-V characteristics. One of the key advantages of using ferroelectric transistors in the SRAM configuration is the hysteresis effect associated with the ferroelectric polarization of the transistors. Unlike the MOSFET, the hysteresis behavior of ferroelectric transistors gives the circuit the ability to operate in two different states for increasing and decreasing input voltages. Furthermore, using ferroelectric transistors in memory circuits, such as the SRAM, provides the circuit with nonvolatile memory. This allows the cell to retain memory in the event of a power loss which is another advantage over the MOSFET. Future research would include developing a model along with a system of equations to accurately characterize the FeFET for all circuit configurations.
